Refine Search

Search Results -

Terms	Documents
(bus or sub-bus or subbus) same (DFP or FPGA or DPGA) same (programmable adj l cell)	12

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L1

Refine Search
Recall Text
Clear
Interrupt

Search History

DATE: Wednesday, January 04, 2006 Printable Copy Create Case

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
(bus or sub-bus or subbus) same (DFP or FPGA or DPGA) same (programmable adj 1 cell)	3

Database:

Database:

Database:

Database:

Database:

Derwent World Patents Index IBM Technical Disclosure Bulletins

Description:

Recali Text

Clear

Database

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Tex

Search History

DATE: Wednesday, January 04, 2006 Printable Copy Create Case


Set Name side by side	Query	Hit Count	<u>Set</u> <u>Name</u> result set
DB=E	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u>	(bus or sub-bus or subbus) same (DFP or FPGA or DPGA) same (programmable adj l cell)	3	<u>L2</u>
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L1</u>	(bus or sub-bus or subbus) same (DFP or FPGA or DPGA) same (programmable adj l cell)	12	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
(439/68 716/16 716/17 710/100 710/300 710/8 710/72 710/305 712/11 712/14 712/18 326/38 326/39 326/41).ccls.	9135



Search History

DATE: Wednesday, January 04, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	<u>Set</u> <u>Name</u> result set
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L3</u>	710/100,300,8,72,305;712/11,14,18;716/16,17;326/38,39,41;439/68.ccls.	9135	<u>L3</u>
DB=E	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u>	(bus or sub-bus or subbus) same (DFP or FPGA or DPGA) same (programmable adj1 cell)	3	<u>L2</u>
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L1</u>	(bus or sub-bus or subbus) same (DFP or FPGA or DPGA) same (programmable adj1 cell)	12	<u>L1</u>

END OF SEARCH HISTORY



Home | Logie | Logiest | Access information | Alers | Sitemap | Halp

Welcome United States Patent and Trademark Office

BROWSE

SHARCH

HEE XPLORE GUIDE

SUPPORT

Mocarett Reserva	W114414M			
Results for "((programmable cell) <in>metada Your search matched 3 of 1293212 documents. A maximum of 100 results are displayed, 25 to</in>	•	er.		e-mail privise triendly
» Search Options				
View Session History	Modify Search			
New Search	((programmable cell) <in>metadata) and bus</in>		≥	
	Check to search only within this resul	lts set		
	Display Formet:	Citation & Abstract		
HEEE JNL IEEE Journal or Magazine				
IIIE JNI. IEE Journal or Magazine	Select Article Information			
ISSE CNF IEEE Conference Proceeding				
IEE Conference Proceeding	1. Data-driven array processor Schmidt, U.; Caesar, K.; Himm		J	
經歷 STD IEEE Standard	Consumer Electronics, IEEE T Volume 36, Issue 3, Aug 199 Digital Object Identifier 10.110	0 Page(s):327 - 333		
	AbstractPlus Full Text: PDF(6	316 KB) KIEK JNI.		
	2. Programmable logic machin Skokan, Z.E.; Solid-State Circuits, IEEE Jour Volume 18, Issue 5, Oct 1983 AbstractPlus Full Text: PDE(rnal of 3 Page(s):572 - 578	(v)	
	3. Low power mixed signal mic Mouine, J.; Electronics Letters Volume 36, Issue 23, 9 Nov. Digital Object Identifier 10.104 AbstractPlus Full Text: PDE(3	2000 Page(s):1913 - 1915 9/el:20001346	able cell powered urinary	/ incontinence stimulator

indexed by #Inspec Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved



MAbstractPlus

¶ View Search Results | ¶ Previous Article | Next Article
§

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

Welcome United States Patent and Trademark Office 35 MONSE SEARCH

Sectival A pathweet trisenally

BOILD HYCHAY BREE

SUPPORT

Access this document

Full Text: PDE (1176 KB)

Download this citation Choose Citation

Skokan, Z.E.

Programmable logic machine (A programmable cell array)

Download EndNote, ProCite, RefMan

Learn More

On page(s): 572 - 578

Volume: 18, Issue: 5 Publication Date: Oct 1983

Posted online: 2003-01-06 16:59:38.0

This paper appears in: Solid-State Circuits, IEEE Journal of

Rights & Permissions

RIGHTS: 1 M K4

Learn More

The PLM is a single mask, programmable cell array with complete interconnect. It is 100% wireable and 100% testable with built-in LSSD, it Abstract

achieves subnanosecond cell delay and 400-gate complexity with less than 1 W of power, and it is fabricated through a low-density process

resulting in low cost and a four-day turnaround. This paper describes why the PLM was developed, its operational characteristics, and how it

index Terms

differs from conventional gate arrays.

Controlled Indexing

Not Available

Non-controlled Indexing

integration bipolar integrated circuits cellular arrays integrated, circuit, technology integrated logic, circuits, large Bipolar integrated circuits Cellular arrays integrated circuit technology integrated logic circuits Large scale

Author Keywords scale integration

Not Available

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEE Xplore.

✓ View Search Results |
 ✓ Previous Article | Next Article >

Help Contact Us Privacy & Security IEEE.org

inspec

© Copyright 2005 IIIIIII – All Rights Reserved

